Performance Portability of Shallow Water Model with DPC++

Leila Ghaffari and Zephaniah Connell

Mentors: Supreeth Suresh, Cena Miller, Jian Sun, and John Dennis



SIParCS 2021 July 27, 2021



This material is based upon work supported by the National Center for Atmospheric Research, which is a major facility sponsored by the National Science Foundation under Cooperative Agreement No. 1852977.

Motivation

Goals

- Increase in the computational capacity of high-performance computing platforms
- GPUs could save energy to get the same amount of work done (higher performance)
- Weather and Climate models are usually computationally expensive and suited for parallelization.
- Execute single source code on different CPU and GPU platforms

- Port a Weather and Climate mini-app (SWM) to DPC++ with limited modifications
- Optimize the performance of the ported code on different CPU and GPU platforms

A venerable 2D shallow water model benchmark on staggered finite difference equations on a torus



- Fortran version developed at NCAR
- C version used by the UK Met Office as a mini-app
- C++ version developed at NCAR in 2021
- > Part of SPEC-FP benchmark suite for many years.
- > Written when peak flops and bandwidth were comparable

Reference: The Dynamics of Finite-Difference Models of the Shallow-Water Equations, by Robert Sadourny, J. Atm. Sciences, Vol 32, No 4, April 1975, p.680-688.

Programming Model - oneAPI?





*Libraries: oneCCL, oneDAL, oneDNN, oneDPL, oneMKL, oneTBB, oneVPL **Tools: Intel Advisor, Intel VTune Profiler, Intel-enhanced GDB

Programming Model - oneAPI?

Optimized Applications

Optimized Middleware & Frameworks





*Libraries: oneCCL, oneDAL, oneDNN, oneDPL, oneMKL, oneTBB, oneVPL **Tools: Intel Advisor, Intel VTune Profiler, Intel-enhanced GDB

Programming Model - oneAPI?



*Libraries: oneCCL, oneDAL, oneDNN, oneDPL, oneMKL, oneTBB, oneVPL **Tools: Intel Advisor, Intel VTune Profiler, Intel-enhanced GDB

What is Data Parallel C+ (DPC++)?



Queue

Submits command groups to be executed by the SYCL runtime

Memory Model

- Unified Shared Memory: pointer-based approach
- **Buffers**: Encapsulate data in a SYCL application
 - Accessors: Mechanism to access buffer data

Device Selector

Queue is submitted to the device through device selectors.

- gpu_selector
- cpu_selector
- default_selector
- host_selector
- intel::fpga_selector

Kernels

Encapsulates methods and data for executing code on the device

DPC++ | Kokkos | CUDA | HIP

DPC++	Kokkos	CUDA	HIP
queue	Policy Instance	stream	hipStream_t
ND_range	league	grid	grid
work_group	team	block	workgroup
sub_group	vector	warp	wavefront
work_item	thread/ rank	thread	thread/work item

More info: https://wiki.ucar.edu/x/XgXUGg

Reference: J. Reinders, B. Ashbaugh, J. Brodman, M. Kinsner, J. Pennycook, X. Tian, vectors. In: Data Parallel C++, p. 259–276. Apress (2020).



```
double u[3][DOMAIN SIZE];
auto R = range < 1 > \{DOMAIN SIZE\};
buffer<double, 1> u0 buf(u[0], R);
q.submit([&](handler &h) {
    auto u0 = u0 buf.get access(h, write only);
    h.parallel for(R, [=](auto ij) {
        int j = ij%(n+2);
        int i = (int) (ij - j) / (n+2);
        . . .
        if (i==0 || j==0 || i == m+1 || j== n+1) {} else
       { u0[ij] = ...; } }); });
```

Serial

Buffer

Unified Shared Memory

```
double **u = malloc shared<double *>(3*DOMAIN SIZE, q);
for(int i=1; i<m+1; i++)</pre>
  u[i] = malloc shared<double>(DOMAIN SIZE, q);
auto R = range < 1 > \{DOMAIN SIZE\};
q.parallel for(R, [=](auto ij) {
   int j = ij % (n+2);
   int i = (int) (ij - j)/(n+2);
   • • •
   if (i==0 || j==0 || i == m+1 || j== n+1) {}
   else {
    u[ij] = ...;
   } });
                                              Unified Shared
       Serial
                             Buffer
                                                Memory
```

```
double **u = malloc shared<double *>(3*DOMAIN SIZE, q);
for(int i=1; i<m+1; i++)</pre>
  u[i] = malloc shared<double>(DOMAIN SIZE, q);
auto R = range < 1 > \{DOMAIN SIZE\};
q.parallel for(R, [=](auto ij) {
   int j = ij%(n+2);
   int i = (int) (ij - j)/(n+2);
   . . .
   if (i==0 || j==0 || i == m+1 || j== n+1) {}
   else {
    u[ij] = ...;
   } });
                                             Unified Shared
       Serial
                             Buffer
                                                Memory
```

double **u = malloc shared<double *>(3*DOMAIN_SIZE, q); for(int i=1; i<m+1; i++)</pre> u[i] = malloc shared<double>(DOMAIN SIZE, q); auto $R = range < 1 > \{DOMAIN SIZE\};$ q.parallel for(R, [=](auto ij) { int j = ij % (n+2);int i = (int) (ij - j)/(n+2);. . . if (i==0 || j==0 || i == m+1 || j== n+1) {} else { u[ij] = ...; } }); **Unified Shared** Serial **Buffer** Memory

3

Results



Skylake - Single Core
 DPC++ (dpcpp -O2)

Results





Results



Casper V100 OpenACC (nvhpc/21.3 cuda/10.2 -O2)

Intel® Iris® Xe MAX
 DPC++ (dpcpp -O2)

Conclusions

	USM	Buffer
Portability		
Easiness		
Syntax		
Compiler		
CPU Performance		?
GPU Performance		?
Documentation & Support		

Future Work

- More investigation on the buffer model
- More optimization on the USM model
- Change the data structure in the SWM mini-app
- Run the code on Nvidia and AMD GPUs
- Compile and run the ported code on FPGAs
- Add support for OpenMP

Leila Ghaffari

Thank you! Leila.Ghaffari@colorado.edu



Acknowledgements

Mentors: Supreeth Suresh, Cena Miller, Jian Sun, and John Dennis Research Support: Richard Loft and Thomas Hauser SIParCS Admins and CODE Assistants: AJ Lauer, Virginia Do, Jerry Cyccone, Max Cordes Galbraith